home
***
CD-ROM
|
disk
|
FTP
|
other
***
search
/
Light ROM 4
/
Light ROM 4 - Disc 1.iso
/
text
/
maillist
/
1995
/
1095.doc
/
000134_owner-lightwav…mail.webcom.com_Tue Oct 3 11:31:38 1995.msg
< prev
next >
Wrap
Internet Message Format
|
1995-11-07
|
3KB
Received: by mail.webcom.com
(1.37.109.15/16.2) id AA213685098; Tue, 3 Oct 1995 11:31:38 -0700
Return-Path: <owner-lightwave@mail.webcom.com>
Received: from mrpitt.dti.com by mail.webcom.com with SMTP
(1.37.109.15/16.2) id AA213035071; Tue, 3 Oct 1995 11:31:11 -0700
Received: from assman (192.84.116.12) by mrpitt.dti.com id <A19951003175259595@mrpitt.dti.com>; Tue, 03 Oct 1995 12:52:59 -0500
Comments: Authenticated sender is <blaise@mrpitt.dti.com>
From: "Blaise Fanning" <Blaise Fanning@mrpitt.dti.com>
Organization: Deskstation Technology
To: lightwave@mail.webcom.com
Date: Tue, 3 Oct 1995 13:25:17 +0000
Subject: Re: News About Raptor
Reply-To: blaise@mrpitt.dti.com
X-Confirm-Reading-To: blaise@kramer.dti.com
X-Pmrqc: 1
Priority: normal
X-Mailer: Pegasus Mail for Windows (v2.01)
Sender: owner-lightwave@mail.webcom.com
Precedence: bulk
> Date: Tue, 3 Oct 1995 13:50:37 -0400
> From: CEVAnim@aol.com
> To: blaise@mrpitt.dti.com, lightwave@mail.webcom.com
> Subject: Re: News About Raptor
> In a message dated 95-10-03 12:09:59 EDT, Blaise@emin11.mail.aol.com (Blaise
> Fanning) writes:
>
> >but I'll assume it's based on your
> >ignorant and ridiculous idea that the chip has 256 data pins.
> >
> >
>
> I've also been told by a supplier at a show that the 21164 would have a data
> path of 256. Not being technical I didn't have the right questions to ask
> him. Why are they telling us that at the shows, with the new chip coming out
> with only 128 it causes us to lose confindence in them?
>
> Ed
> CEVAnim
>
I'm not really sure. The other guys *will* have a 256 bit path *in*
memory, but that path is throttled down to 128 bits to get into the
actual processor. The notion that the chip performance will be
significantly impacted is extremely naive.
Here's one for nothing:
>From page 1-4 of the Alpha 21164 Microprocessor Hardware Reference
Manual...
Other 21164 features include:
o A peak instruction rate of four times the CPU clock frequency
.
.
.
.
-> o A 128-bit data bus with onchip parity and error correction <-
code (ECC) support.
o Blah, blah, blah
The others were probably desparate to say *something* to get you to
hold out for their systems, since they knew that they couldn't
deliver for another half a year and that they had no actual control
over the process.
I'd probably have thought of something to say, too, although I would
have thought up something more difficult to refute :-)
P.S. ...And if you've bought off on the 64-bit PCI bus story that
some of the others will tell you, I'd like to let you in on a little
secret: there are no actual 64-bit devices out there and my opinion
is that there probably won't be any for a few years... SSSSHHHHHHH...
Blaise Fanning
Chief Technology Officer
Deskstation Technology
(913) 599-1900
blaise@dti.com
--
"Blaise Fanning" <Blaise Fanning@mrpitt.dti.com> sent this message.
To Post a Message : lightwave@webcom.com
Un/Subscription Requests To : lightwave-request@webcom.com
(DIGEST) or : lightwave-digest-request@webcom.com
Administrative Items To : owner-lightwave@webcom.com